Menu
×
John L. Dart Library
9 a.m. – 7 p.m.
Phone: (843) 722-7550
West Ashley Library
9 a.m. – 7 p.m.
Phone: (843) 766-6635
Folly Beach Library
9 a.m. - 5:30 p.m.
Phone: (843) 588-2001
Edgar Allan Poe/Sullivan's Island Library
Closed for renovations
Phone: (843) 883-3914
Wando Mount Pleasant Library
9 a.m. – 8 p.m.
Phone: (843) 805-6888
Village Library
9 a.m. - 6 p.m.
Phone: (843) 884-9741
St. Paul's/Hollywood Library
9 a.m. – 8 p.m.
Phone: (843) 889-3300
Otranto Road Library
9 a.m. – 8 p.m.
Phone: (843) 572-4094
Mt. Pleasant Library
9 a.m. – 8 p.m.
Phone: (843) 849-6161
McClellanville Library
9 a.m. - 6 p.m.
Phone: (843) 887-3699
Keith Summey North Charleston Library
9 a.m. – 8 p.m.
Phone: (843) 744-2489
John's Island Library
9 a.m. – 8 p.m.
Phone: (843) 559-1945
Hurd/St. Andrews Library
9 a.m. – 8 p.m.
Phone: (843) 766-2546
Miss Jane's Building (Edisto Library Temporary Location)
9 a.m. - 4 p.m.
Phone: (843) 869-2355
Dorchester Road Library
9 a.m. – 8 p.m.
Phone: (843) 552-6466
Baxter-Patrick James Island
9 a.m. – 8 p.m.
Phone: (843) 795-6679
Main Library
9 a.m. – 8 p.m.
Phone: (843) 805-6930
Bees Ferry West Ashley Library
9 a.m. – 8 p.m.
Phone: (843) 805-6892
Mobile Library
9 a.m. - 5 p.m.
Phone: (843) 805-6909
Today's Hours
John L. Dart Library
9 a.m. – 7 p.m.
Phone: (843) 722-7550
West Ashley Library
9 a.m. – 7 p.m.
Phone: (843) 766-6635
Folly Beach Library
9 a.m. - 5:30 p.m.
Phone: (843) 588-2001
Edgar Allan Poe/Sullivan's Island Library
Closed for renovations
Phone: (843) 883-3914
Wando Mount Pleasant Library
9 a.m. – 8 p.m.
Phone: (843) 805-6888
Village Library
9 a.m. - 6 p.m.
Phone: (843) 884-9741
St. Paul's/Hollywood Library
9 a.m. – 8 p.m.
Phone: (843) 889-3300
Otranto Road Library
9 a.m. – 8 p.m.
Phone: (843) 572-4094
Mt. Pleasant Library
9 a.m. – 8 p.m.
Phone: (843) 849-6161
McClellanville Library
9 a.m. - 6 p.m.
Phone: (843) 887-3699
Keith Summey North Charleston Library
9 a.m. – 8 p.m.
Phone: (843) 744-2489
John's Island Library
9 a.m. – 8 p.m.
Phone: (843) 559-1945
Hurd/St. Andrews Library
9 a.m. – 8 p.m.
Phone: (843) 766-2546
Miss Jane's Building (Edisto Library Temporary Location)
9 a.m. - 4 p.m.
Phone: (843) 869-2355
Dorchester Road Library
9 a.m. – 8 p.m.
Phone: (843) 552-6466
Baxter-Patrick James Island
9 a.m. – 8 p.m.
Phone: (843) 795-6679
Main Library
9 a.m. – 8 p.m.
Phone: (843) 805-6930
Bees Ferry West Ashley Library
9 a.m. – 8 p.m.
Phone: (843) 805-6892
Mobile Library
9 a.m. - 5 p.m.
Phone: (843) 805-6909
Patron Login
menu
Item request has been placed!
×
Item request cannot be made.
×
Processing Request
Mesh-of-Trees and Alternative Interconnection Networks for Single-Chip Parallelism.
Item request has been placed!
×
Item request cannot be made.
×
Processing Request
- Author(s): Balkan, Aydin O.; Gang Qu; Vishkin, Uzi
- Source:
IEEE Transactions on Very Large Scale Integration (VLSI) Systems; Oct2009, Vol. 17 Issue 10, p1419-1432, 14p, 3 Black and White Photographs, 6 Charts, 2 Graphs- Subject Terms:
- Source:
- Additional Information
- Abstract: In single-chip parallel processors, it is crucial to implement a high-throughput low-latency interconnection network to connect the on-chip components, especially the processing units and the memory units. In this paper, we propose a new mesh of trees (MoT) implementation of the interconnection network and evaluate it relative to metrics such as wire complexity, total register count, single switch delay, maximum throughput, tradeoffs between throughput and latency, and post-layout performance. We show that on-chip interconnection networks can provide higher bandwidth between processors and shared first-level cache than previously considered possible, facilitating greater scalability of memory architectures that require that. MoT is also compared, both analytically and experimentally, to some other traditional network topologies, such as hypercube, butterfly, fat trees and butterfly fat trees. When we evaluate a 64-terminal MoT network at 90-nm technology, concrete results show that MoT provides higher throughput and lower latency especially when the input traffic (or the on-chip parallelism) is high, at comparable area. A recurring problem in networking and communication is that of achieving good sustained throughput in contrast to just high theoretical peak performance that does not materialize for typical work loads. Our quantitative results demonstrate a clear advantage of the proposed MoT network in the context of single-chip parallel processing. [ABSTRACT FROM AUTHOR]
- Abstract: Copyright of IEEE Transactions on Very Large Scale Integration (VLSI) Systems is the property of IEEE and its content may not be copied or emailed to multiple sites or posted to a listserv without the copyright holder's express written permission. However, users may print, download, or email articles for individual use. This abstract may be abridged. No warranty is given about the accuracy of the copy. Users should refer to the original published version of the material for the full abstract. (Copyright applies to all Abstracts.)
- Abstract:
Contact CCPL
Copyright 2022 Charleston County Public Library Powered By EBSCO Stacks 3.3.0 [350.3] | Staff Login
No Comments.